An analog-to-digital converter (ADC) architecture that extracts the required quantization energy directly from the input analog signal and sampling clock through a spatial quantization scheme is presented. We experimentally demonstrate 8-level quantization consuming only 7.2pJ per quantization operation with 18GHz bandwidth. Measured 8ps full-width half-maximum photodetector output voltages, promises the potential of realizing a 3bit 125GS/s ADC through this system.
I. INTRODUCTION With rapidly increasing signal bandwidths along with predominance of digital technologies and techniques, the need for higher speed analog-to-digital conversion arises in order to interface between the analog and digital domains. Apart from major technical challenges in obtaining high sampling frequencies, in combination with the increasing tendency towards conservation of energy, the maximum available energy unfortunately, places an upper bound on the sampling frequency in conventional interfaces between analog and digital [ 1, 2] . To date, the fastest ADC that has been demonstrated experimentally consumes 3.8W power to achieve 40GS/s sampling rate and 3bits of resolution [3] (i.e., 95pJ per sample), which is much higher than the available power for a battery-powered portable device. A number of photonic sampling techniques have been proposed to overcome the limited timing jitter of electronic sampling circuits. Many of the proposed photonic ADCs take advantage of mode-locked lasers with sub-picosecond pulsewidths and aperture jitter of few tens of femtoseconds [4] . Equally significant is the relative ease of optical clock distribution without a consequential increase in amplitude and phase noise, due to the robust nature of photons for transmitting information. Utilizing electronic quantization circuits in these optically sampled ADCs unfortunately limits the sampling speed due to the ambiguity of comparator circuits [2] .
Here, we present an analog-to-digital conversion technique, which in contrast to the conventional ADCs eliminates any intermediate sample-and-hold and quantization circuit by directly launching the optical sampling pulses at spatial positions corresponding to quantization levels, and is consequently capable of achieving sampling frequencies as high as mode-locked laser pulse repetition rates. The conversion technique is unique in the sense that the required sampling and quantization energy is obtained from the analog input and sampling signal. We experimentally demonstrate 8- level quantization consuming only 7.2pJ per quantization operation with 18GHz bandwidth. Measured 8ps full-width half-maximum photodetector output voltages, promises the potential of realizing a 3bit 125GS/s ADC through this system.
II. OVERVIEW OF THE ADC SYSTEM
The architecture of the proposed ADC is shown in Figure la . An optical input from a mode-locked laser is first coupled into an input waveguide. The optical pulse is then split and propagated down two waveguide branches of partial MachZehnder-like interferometer. A phase modulator is integrated in one of the branches to vary the phase of the optical pulses according to the electrical signal to be digitized. After passing through the interferometer arms, the optical beams from the two branches enter a slab waveguide region allowing free propagation in the lateral direction in which the beams from the two branches can diverge and interfere. The resulting interference pattern from the two optical pulses forms a spot on an effective image plane, a spot whose position varies as the phase difference between the two optical pulses changes. In effect, the combination of the phase modulator and the free-propagation region together constitute an imaging beam-deflection system whose deflection is determined by the phase difference between the two optical pulses entering the free-propagation region and, more specifically, by the modulating electrical signal. Placing photodetectors at appropriate positions along the image plane 1-4244-0688-9/07/$20.00 C 2007 IEEE enables measurement of the spatial distribution of optical power. Moreover, connecting photodetector arrays in a binary fashion allows resolution of the output bits of the ADC. Figure  lb shows the simulated optical power distribution on the image plane of a 350gm free propagation region as a function of the introduced phase shift.
III. PHASE MODULATOR AND PHOTODETECTOR
The phase modulation mechanism is based on the quantumconfined Stark effect, in which an applied perpendicular electric field induces a shift in the absorption spectrum, and an accompanying shift in the refractive index of a multiple quantum well structure [5] . In this work, multiple quantum well layers are designed as integral parts of the intrinsic region of a p-i-n diode integrated inside the optical waveguide, which is designed for single transverse mode operation for wavelengths longer than 860 nm. The phase-modulating electric signal, which in combination with the substrate bias generates the electric field across the multiple quantum well layers, propagates on a coplanar waveguide (CPW) along the optical waveguide. Traveling wave phase modulation allows a long modulation path while maintaining a small junction area [6] . Consequently, the bandwidth-efficiency tradeoff is reduced and higher modulation bandwidth and efficiency will be achieved at the same time. The schematic structure of the traveling wave phase modulator (TWPM) is shown in figure 2 . Light is launched into the optical waveguide formed in the junction of a p-i-n diode. In order to investigate the phase modulation characteristics, we convert phase modulation to intensity modulation by inserting a phase modulator in one arm of an asymmetric Mach-Zehnder interferometer and observe 1800 phase shift at each minimum/maximum intensity transition. Phase modulation sensitivity as a function of reverse bias is obtained by calculating interferometer Vr at each 1800 phase transition and illustrated together with the associated intensity modulation in figure 4 . At the operating optical wavelength of 870 nm, a relatively linear phase change of 2700Vi'mmi', and optical loss variations of less than 0.28dBVilmmilare achieved, about a 2. 1V reverse bias voltage. Using a 1.5mm-active region phase modulator allows the achievement of 2x phase shift over a +450mV input analog signal range. A die micrograph ofthe fabricated ADC is shown in figure 5a . The phase modulator is 1.5mm long and the free propagation region is 350gm long. Lengths of 50gm, 150gm and 400gm are chosen for the I st, 2nd and 3rd bit detector arrays respectively. Optical sampling pulses from a Ti-sapphire mode-locked laser operating at 870 nm, driving 150fs pulses are coupled into the input waveguide. The resolved ADC bits within +lOOmV voltage range, at an input energy of 300fJ per optical pulse are shown in Figure 5b . Depending on the digital technology, we can adjust the optical pulse energy or utilize high gain stages prior to digital circuits to match the output voltage with the technology logic levels. detector, measured by pump-probe electro-optic (EO) sampling technique [8] . The measured 8ps full-width halfmaximum (FWVHM) value at 6V reverse-bias indicates the capability of photo-detector to detect optical pulse train with up to a 125GHz repetition rate. A performance summary of the fabricated ADC is shown in figure 6 . Analog frequency (GHz) traditional electrical quantization circuits with similar specifications.
VII. CONCLUSION
The spatially quantized analog-to-digital conversion is an extremely power efficient technique for interfacing analog and digital domains, while overcoming the sampling speed restrictions of traditional ADCs. This is a valuable direction for increasing flexibility of electronic systems by eliminating many performance limiting components along the way to digital processors. Realization of some of the electronic systems, like software radio, which were previously not practically feasible due to the need for directly digitizing a large portion of the RF spectrum at the antenna will be possible by utilizing such an analog-to-digital conversion technique. For a mode-locked sampling clock of 80MHz, a signal-tonoise plus distortion ration (SNDR) of 17.8dB (equivalent to 2.67 effective bits) and 18.5dB (equivalent to 2.78 effective bits) is obtained for input signal frequencies of 1OMHz and 30MHz, respectively (figure 6c). The limited repetition rate of the available mode-locked laser unfortunately did not allow SNDR measurements at sampling rates higher than 80MHz. Power consumption of the ADC is investigated by looking at the quantization and sampling power consumptions, separately. The spatial quantization power is supplied by the input analog signal performing the phase modulation within the +0.45V voltage range, corresponding 4mW maximum analog input power, eliminating any static ADC power consumption. As mentioned before, the optical pulses from mode-locked laser not only provide the low jitter ADC sampling clock, but are also recycled in the spatial quantizer to resolve ADC output bits. As a result, the input optical pulse power directly affects the amplitude of the ADC resolved bits and the ADC resolution. For an input optical energy of 300fJ per pulse, about 25f is consumed to resolve 8 quantization levels, while the rest of the optical energy is dissipated along modulator waveguides and free propagation region. The total energy, including optical power for quantization operation and electrical power dissipation in the photodetectors, is 7.2pJ per quantization operation. Such energy consumption is more than two orders of magnitude lower than that predicted for a 
